Federally Chartered Degree Awarding Institute Recognized by HEC

Sir Syed CASE Institute of Technology
  Skip Navigation Links
Skip Navigation Links
Objectives & Scope
Skip Navigation Links
Our Research Team
Skip Navigation Links
Skip Navigation Links
Contact Us
Objectives & Scope

The research objectives of this research project are:

  • To explore fingerprint matching algorithms and compare their performance and HW affinity.
  • To develop an algorithm which can be mapped in HW for subsequent mapping on FPGA-based system.
  • To design a Fingerprint Matching Processor based on the designed algorithm.
  • To characterize the Fingerprint Matching Processor for the number of matches it can perform in every second.
  • To develop a scalable architecture utilizing multiple instances of the Fingerprint Matching Processor for high density applications.

The academic objectives of this research project are:

  • To develop research group in SS-CASE-IT, working on state of the art algorithms on biometric in general and fingerprint matching in particular.
  • To strengthen the DSP-Architecture group in SS-CASE-IT, which is specialized in mapping signal processing algorithms in silicon.
  • To design a specialized graduate level course focusing on VLSI mapping technique of signal processing algorithm.

The key benefits of this research project are:

  • The developed project will have an international market. Some of the important organizations facilitated by this project will be national registration agencies, security agencies, banks, and immigration authorities, etc.
  • The project will develop exceptional human resource to take on other projects of comparable complexities and scale in the future.
  • The project will develop an infrastructure that can create a knowledge community which can subsequently generate various financially rewarding activities.

The main project activities of this research project are:

  • Algorithm Development in Matlab.
  • Porting of the Algorithm in Fixed-point C.
  • Architecture Exploration and Design.
  • Coding of Architecture in Verilog and its functional verification.
  • Synthesis and porting on FPGA-based COTS boards.
  • Incorporation in application and HW-SW co-verification.
  • Review and documenting.